10CS74

## Seventh Semester B.E. Degree Examination, Jan./Feb. 2021 Advanced Computer Architecture

Time: 3 hrs.
Max. Marks: 100

Note: Answer FIVE full questions, selecting at least TWO questions from each part.

## PART - A

1 a. Define Instruction Set Architecture (ISA). Illustrate the seven dimensions of an ISA.
b. State and explain Amdahl's law. Also represent speedup ratio.
c. Find the die yield for dies that are 1.5 cm on a side and 1.0 cm on a side, assuming a defect density of 0.4 per $\mathrm{cm}^{2}$ and $\alpha$ is 4 .
(05 Marks)
d. Define module reliability and availability.

2 a. Define data hazard. Explain how to minimize data hazard stall by forwarding technique.
(07 Marks)
b. List the four schemes used to reduce pipeline branch penalties. Illustrate delayed branch technique in detail.
(08 Marks)
c. List and explain five different ways of classifying exceptions in a computer system.
(05 Marks)
3 a. Illustrate the basic compiler techniques for exposing instruction level parallelism for the following code :

$$
\begin{aligned}
& \text { for }(\mathrm{i}=1000 ; \mathrm{i}>0 ; \mathrm{i}=\mathrm{i}-1) \\
& \mathrm{X}[\mathrm{i}]=\mathrm{X}[\mathrm{i}]+\mathrm{S} ;
\end{aligned}
$$

(06 Marks)
b. Explain 2-bit dynamic branch prediction scheme with a state transition diagram. ( $\mathbf{0 4}$ Marks)
c. With a neat diagram, explain basic structure of a MIPS floating-point unit using Tomasulo's algorithm. Also define various fields of reservation station.
(10 Marks)
4 a. Explain Branch Target Buffer (BTB), with a neat diagram. Also explain the steps involved in handling an instruction with a BTB.
(12 Marks)
b. Explain in detail, the issues in implementing advanced techniques for speculation. ( $\mathbf{0 8}$ Marks)

## PART - B

5 a. Explain the different taxonomy of parallel architecture proposed by Flynn.
(04 Marks)
b. With a state transition diagram, explain a write invalidate, Cache Coherence Snooping Protocol for a write-back cache.
(10 Marks)
c. Explain the basic hardware primitives to implement synchronization in multiprocessor architectures.
(06 Marks)
6 a. Describe the six basic cache optimization techniques.
(10 Marks)
b. Explain in detail the four common questions for the first level of the memory hierarchy.
(10 Marks)

7 a. List the advanced optimization techniques of cache performance. Also explain in detail, compiler optimizations to reduce miss rate.
b. With a block diagram, explain DRAM technology.
c. Explain protection via virtual memory.

8 a. Find all the true dependences, output dependences and antidependences and eliminate the output dependences and antidependences by renaming in the following code:

$$
\begin{gathered}
\text { for }(\mathrm{i}=1 ; \mathrm{i}<=100 ; \mathrm{i}=\mathrm{i}+1)\{ \\
\mathrm{Y}[\mathrm{i}]=\mathrm{X}[\mathrm{i}] / \mathrm{C} ; \quad / * \mathrm{~S}_{1}{ }^{* /} \\
\mathrm{X}[\mathrm{i}]=\mathrm{X}[\mathrm{i}]+\mathrm{C} ; / * \mathrm{~S}_{2}{ }^{* /} \\
\mathrm{Z}[\mathrm{i}]=\mathrm{Y}[\mathrm{i}]+\mathrm{C} ; / * \mathrm{~S}_{3} * / \\
\mathrm{Y}[\mathrm{i}]=\mathrm{C}-\mathrm{Y}[\mathrm{i}] ; / \mathrm{S}_{4}{ }^{* /} \\
\} \quad
\end{gathered}
$$

b. Explain software pipelining in detail.
(08 Marks)
c. Explain predicated instructions.

