USN										
-----	--	--	--	--	--	--	--	--	--	--



**10CS74** 

## Seventh Semester B.E. Degree Examination, Jan./Feb.2021 Advanced Computer Architecture

Time: 3 hrs.

Max. Marks:100

## Note: Answer FIVE full questions, selecting at least TWO questions from each part.

## <u> PART – A</u>

- Define Instruction Set Architecture (ISA). Illustrate the seven dimensions of an ISA. 1 a. (08 Marks) b. State and explain Amdahl's law. Also represent speedup ratio. (05 Marks) c. Find the die yield for dies that are 1.5 cm on a side and 1.0 cm on a side, assuming a defect density of 0.4 per cm<sup>2</sup> and  $\alpha$  is 4. (05 Marks) Define module reliability and availability. d. (02 Marks) Define data hazard. Explain how to minimize data hazard stall by forwarding technique. 2 a. (07 Marks) b. List the four schemes used to reduce pipeline branch penalties. Illustrate delayed branch technique in detail. (08 Marks) List and explain five different ways of classifying exceptions in a computer system. C. (05 Marks) Illustrate the basic compiler techniques for exposing instruction level parallelism for the 3 a. following code : for (i = 1000; i > 0; i = i - 1)X[i] = X[i] + S;(06 Marks) Explain 2-bit dynamic branch prediction scheme with a state transition diagram. b. (04 Marks) With a neat diagram, explain basic structure of a MIPS floating-point unit using Tomasulo's C. algorithm. Also define various fields of reservation station. (10 Marks) Explain Branch Target Buffer (BTB), with a neat diagram. Also explain the steps involved 4 a. in handling an instruction with a BTB. (12 Marks) Explain in detail, the issues in implementing advanced techniques for speculation. (08 Marks) b. PART - BExplain the different taxonomy of parallel architecture proposed by Flynn. 5 (04 Marks) a. With a state transition diagram, explain a write invalidate, Cache Coherence Snooping b. Protocol for a write-back cache. (10 Marks) Explain the basic hardware primitives to implement synchronization in multiprocessor C. architectures. (06 Marks)
- 6 a. Describe the six basic cache optimization techniques. (10 Marks)
  b. Explain in detail the four common questions for the first level of the memory hierarchy.

(10 Marks)



- 7 List the advanced optimization techniques of cache performance. Also explain in detail, a. compiler optimizations to reduce miss rate. (10 Marks) (05 Marks)
  - With a block diagram, explain DRAM technology. b.
  - Explain protection via virtual memory. c.
- Find all the true dependences, output dependences and antidependences and eliminate the 8 a. output dependences and antidependences by renaming in the following code:
  - for  $(i = 1; i \le 100; i = i + 1)$  { Y[i] = X[i] / C;/\*S1\*/  $X[i] = X[i] + C; /*S_2*/$  $\begin{array}{l} Z[i] = Y[i] + C \; ; \; /*S_3* / \\ Y[i] = C \; - \; Y[i] \; ; \; /*S_4* / \end{array}$
  - } Explain software pipelining in detail. b.
  - Explain predicated instructions. c.

Ĝ

(08 Marks)

(08 Marks)

(05 Marks)

(04 Marks)